summaryrefslogtreecommitdiff
path: root/hw/footprints.pretty/R_Array_Convex_4x0402.kicad_mod
diff options
context:
space:
mode:
authorUros Majstorovic <majstor@majstor.org>2020-08-05 01:01:55 +0200
committerUros Majstorovic <majstor@majstor.org>2020-08-05 01:01:55 +0200
commitc57ca4c6305ca7fc1ed6c75ddbecc254604b666f (patch)
treef234e80060462f32436176908c39b64931e4bc71 /hw/footprints.pretty/R_Array_Convex_4x0402.kicad_mod
parentf58166847c49b454c6db8f109252d0e5b929e082 (diff)
hw moved
Diffstat (limited to 'hw/footprints.pretty/R_Array_Convex_4x0402.kicad_mod')
-rw-r--r--hw/footprints.pretty/R_Array_Convex_4x0402.kicad_mod34
1 files changed, 34 insertions, 0 deletions
diff --git a/hw/footprints.pretty/R_Array_Convex_4x0402.kicad_mod b/hw/footprints.pretty/R_Array_Convex_4x0402.kicad_mod
new file mode 100644
index 0000000..1b93dfb
--- /dev/null
+++ b/hw/footprints.pretty/R_Array_Convex_4x0402.kicad_mod
@@ -0,0 +1,34 @@
+(module R_Array_Convex_4x0402 (layer F.Cu) (tedit 5D4E14A3)
+ (descr "Chip Resistor Network, ROHM MNR04 (see mnr_g.pdf)")
+ (tags "resistor array")
+ (attr smd)
+ (fp_text reference REF** (at 0 -2) (layer F.SilkS)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text value R_Array_Convex_4x0402 (at 0 2.3) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_line (start -1 -1.3) (end 1 -1.3) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -1 1.3) (end 1 1.3) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -1 -1.3) (end -1 1.3) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 1 -1.3) (end 1 1.3) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 0.25 -1.175) (end -0.25 -1.175) (layer F.SilkS) (width 0.12))
+ (fp_line (start 0.25 1.175) (end -0.25 1.175) (layer F.SilkS) (width 0.12))
+ (fp_line (start -0.5 -1) (end 0.5 -1) (layer F.Fab) (width 0.1))
+ (fp_line (start 0.5 -1) (end 0.5 1) (layer F.Fab) (width 0.1))
+ (fp_line (start 0.5 1) (end -0.5 1) (layer F.Fab) (width 0.1))
+ (fp_line (start -0.5 1) (end -0.5 -1) (layer F.Fab) (width 0.1))
+ (pad 1 smd rect (at -0.5 -0.8) (size 0.5 0.4) (layers F.Cu F.Paste F.Mask))
+ (pad 3 smd rect (at -0.5 0.25) (size 0.5 0.3) (layers F.Cu F.Paste F.Mask))
+ (pad 2 smd rect (at -0.5 -0.25) (size 0.5 0.3) (layers F.Cu F.Paste F.Mask))
+ (pad 4 smd rect (at -0.5 0.8) (size 0.5 0.4) (layers F.Cu F.Paste F.Mask))
+ (pad 7 smd rect (at 0.5 -0.25) (size 0.5 0.3) (layers F.Cu F.Paste F.Mask))
+ (pad 8 smd rect (at 0.5 -0.8) (size 0.5 0.4) (layers F.Cu F.Paste F.Mask))
+ (pad 6 smd rect (at 0.5 0.25) (size 0.5 0.3) (layers F.Cu F.Paste F.Mask))
+ (pad 5 smd rect (at 0.5 0.8) (size 0.5 0.4) (layers F.Cu F.Paste F.Mask))
+ (model Resistors_SMD.3dshapes/R_Array_Convex_4x0402.wrl
+ (at (xyz 0 0 0))
+ (scale (xyz 1 1 1))
+ (rotate (xyz 0 0 0))
+ )
+)