code/fe310/eos/spi.h


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44

#include <stdint.h>

#include "encoding.h"
#include "platform.h"

#define SPI_MODE0               0x00
#define SPI_MODE1               0x01
#define SPI_MODE2               0x02
#define SPI_MODE3               0x03

#define SPI_SIZE_BUF            1500
#define SPI_SIZE_CHUNK          4
#define SPI_SIZE_BUFQ           2
#define SPI_GPIO_RTS_OFFSET     PIN_8_OFFSET
#define SPI_GPIO_CTS_OFFSET     PIN_7_OFFSET
#define SPI_IOF_MASK            (((uint32_t)1 << IOF_SPI1_SCK) | ((uint32_t)1 << IOF_SPI1_MOSI) | ((uint32_t)1 << IOF_SPI1_MISO))


#define SPI_FLAG_RDY            0x01
#define SPI_FLAG_RST            0x02
#define SPI_FLAG_RTS            0x04
#define SPI_FLAG_CTS            0x08
#define SPI_FLAG_INIT           0x10
#define SPI_FLAG_ONEW           0x20

typedef struct SPIState {
    uint8_t flags;
    uint16_t len;
    uint16_t len_tx;
    uint16_t len_rx;
    uint16_t idx_tx;
    uint16_t idx_rx;
    unsigned char cmd;
    unsigned char *buf;
    uint8_t next_cnt;
    unsigned char *next_buf;
} SPIState;

typedef struct SPIBufQ {
    uint8_t idx_r;
    uint8_t idx_w;
    unsigned char *array[SPI_SIZE_BUFQ];
} SPIBufQ;