1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
|
#include <stdlib.h>
#include <string.h>
#include <freertos/FreeRTOS.h>
#include <freertos/semphr.h>
#include <freertos/task.h>
#include <freertos/queue.h>
#include <driver/i2s.h>
#include <driver/gpio.h>
#include <esp_log.h>
#include "eos.h"
#include "net.h"
#include "msgq.h"
#include "cell.h"
#define PCM_MIC_WM 128
#define PCM_HOLD_CNT_TX 3
#define PCM_HOLD_CNT_RX 3
#define PCM_SIZE_BUFQ 4
#define PCM_SIZE_BUF (PCM_MIC_WM * 4)
#define PCM_GPIO_BCK 33
#define PCM_GPIO_WS 4
#define PCM_GPIO_DIN 34
#define PCM_GPIO_DOUT 2
#define PCM_ETYPE_WRITE 1
static EOSBufQ pcm_buf_q;
static unsigned char *pcm_bufq_array[PCM_SIZE_BUFQ];
static EOSMsgQ pcm_evt_q;
static EOSMsgItem pcm_evtq_array[PCM_SIZE_BUFQ];
static char pcm_hold_tx;
static char pcm_active = 0;
static i2s_dev_t* I2S[I2S_NUM_MAX] = {&I2S0, &I2S1};
static QueueHandle_t i2s_queue;
static SemaphoreHandle_t mutex;
static const char *TAG = "EOS PCM";
static void i2s_event_task(void *pvParameters) {
i2s_event_t event;
ssize_t hold_bytes_r = 0;
unsigned char *hold_buf = NULL;
char hold_cnt = 0;
while (1) {
// Waiting for I2S event.
if (xQueueReceive(i2s_queue, &event, portMAX_DELAY)) {
switch (event.type) {
case I2S_EVENT_RX_DONE: {
ssize_t bytes_r;
size_t bytes_w;
uint16_t bytes_e;
unsigned char _type;
unsigned char *buf;
if (!pcm_active) {
if (hold_buf) {
eos_net_free(hold_buf);
hold_buf = NULL;
}
break;
}
// Event of I2S receiving data
if (!hold_cnt) {
buf = eos_net_alloc();
buf[0] = EOS_CELL_MTYPE_VOICE | EOS_CELL_MTYPE_VOICE_PCM;
bytes_r = eos_cell_pcm_read(buf + 1, PCM_MIC_WM);
if (bytes_r < 0) {
ESP_LOGE(TAG, "*** I2S READ ERROR ***");
eos_net_free(buf);
break;
}
eos_net_send(EOS_NET_MTYPE_CELL, buf, bytes_r + 1);
} else {
if (hold_buf == NULL) {
hold_buf = eos_net_alloc();
hold_buf[0] = EOS_CELL_MTYPE_VOICE | EOS_CELL_MTYPE_VOICE_PCM;
hold_bytes_r = 0;
}
if (1 + hold_bytes_r + PCM_MIC_WM <= EOS_NET_SIZE_BUF) {
bytes_r = eos_cell_pcm_read(hold_buf + 1 + hold_bytes_r, PCM_MIC_WM);
if (bytes_r < 0) {
ESP_LOGE(TAG, "*** I2S READ ERROR ***");
break;
}
hold_bytes_r += bytes_r;
}
hold_cnt--;
if (hold_cnt == 0) {
eos_net_send(EOS_NET_MTYPE_CELL, hold_buf, hold_bytes_r + 1);
hold_buf = NULL;
}
}
buf = NULL;
xSemaphoreTake(mutex, portMAX_DELAY);
if (pcm_hold_tx && (eos_msgq_len(&pcm_evt_q) == PCM_HOLD_CNT_TX)) pcm_hold_tx = 0;
if (!pcm_hold_tx) eos_msgq_pop(&pcm_evt_q, &_type, &buf, &bytes_e);
xSemaphoreGive(mutex);
if (buf) {
esp_err_t ret;
ret = i2s_write(I2S_NUM_0, (const void *)buf, bytes_e, &bytes_w, 1000 / portTICK_RATE_MS);
xSemaphoreTake(mutex, portMAX_DELAY);
eos_bufq_push(&pcm_buf_q, buf);
xSemaphoreGive(mutex);
if (ret != ESP_OK) {
ESP_LOGE(TAG, "*** I2S WRITE ERROR ***");
break;
}
}
break;
}
case I2S_EVENT_DMA_ERROR: {
ESP_LOGE(TAG, "*** I2S DMA ERROR ***");
break;
}
case I2S_EVENT_MAX: {
hold_cnt = PCM_HOLD_CNT_RX;
break;
}
default:
break;
}
}
}
vTaskDelete(NULL);
}
void eos_cell_pcm_init(void) {
int i;
i2s_config_t i2s_config = {
.mode = I2S_MODE_SLAVE | I2S_MODE_TX | I2S_MODE_RX,
.sample_rate = 32000,
.bits_per_sample = 32,
.channel_format = I2S_CHANNEL_FMT_ONLY_LEFT,
.communication_format = I2S_COMM_FORMAT_STAND_I2S,
.dma_buf_count = 4,
.dma_buf_len = PCM_MIC_WM,
.use_apll = true,
.fixed_mclk = 2048000 * 8,
.intr_alloc_flags = ESP_INTR_FLAG_LEVEL1
};
i2s_pin_config_t pin_config = {
.bck_io_num = PCM_GPIO_BCK,
.ws_io_num = PCM_GPIO_WS,
.data_in_num = PCM_GPIO_DIN,
.data_out_num = PCM_GPIO_DOUT
};
i2s_driver_install(I2S_NUM_0, &i2s_config, 10, &i2s_queue); //install and start i2s driver
i2s_stop(I2S_NUM_0);
i2s_set_pin(I2S_NUM_0, &pin_config);
gpio_matrix_in(pin_config.ws_io_num, I2S0I_WS_IN_IDX, 1);
gpio_matrix_in(pin_config.bck_io_num, I2S0I_BCK_IN_IDX, 1);
ESP_LOGI(TAG, "TX FIFO:%d TX CHAN:%d RX FIFO:%d RX CHAN:%d", I2S[I2S_NUM_0]->fifo_conf.tx_fifo_mod, I2S[I2S_NUM_0]->conf_chan.tx_chan_mod, I2S[I2S_NUM_0]->fifo_conf.rx_fifo_mod, I2S[I2S_NUM_0]->conf_chan.rx_chan_mod);
I2S[I2S_NUM_0]->fifo_conf.tx_fifo_mod = 2;
I2S[I2S_NUM_0]->conf_chan.tx_chan_mod = 0;
I2S[I2S_NUM_0]->fifo_conf.rx_fifo_mod = 3;
I2S[I2S_NUM_0]->conf_chan.rx_chan_mod = 1;
// I2S[I2S_NUM_0]->conf.tx_mono = 1;
I2S[I2S_NUM_0]->conf.rx_mono = 1;
// I2S[I2S_NUM_0]->timing.tx_dsync_sw = 1
// I2S[I2S_NUM_0]->timing.rx_dsync_sw = 1
// I2S[I2S_NUM_0]->conf.sig_loopback = 0;
// I2S[I2S_NUM_0]->timing.tx_bck_in_inv = 1;
eos_msgq_init(&pcm_evt_q, pcm_evtq_array, PCM_SIZE_BUFQ);
eos_bufq_init(&pcm_buf_q, pcm_bufq_array, PCM_SIZE_BUFQ);
for (i=0; i<PCM_SIZE_BUFQ; i++) {
eos_bufq_push(&pcm_buf_q, malloc(PCM_SIZE_BUF));
}
mutex = xSemaphoreCreateBinary();
xSemaphoreGive(mutex);
// Create a task to handle i2s event from ISR
xTaskCreate(i2s_event_task, "i2s_event", EOS_TASK_SSIZE_I2S, NULL, EOS_TASK_PRIORITY_I2S, NULL);
ESP_LOGI(TAG, "INIT");
}
ssize_t eos_cell_pcm_read(unsigned char *data, size_t size) {
static unsigned char buf[PCM_SIZE_BUF];
size_t bytes_r;
esp_err_t ret;
int i;
if (size > PCM_MIC_WM) return EOS_ERR;
ret = i2s_read(I2S_NUM_0, (void *)buf, size * 4, &bytes_r, 1000 / portTICK_RATE_MS);
if (ret != ESP_OK) return EOS_ERR;
for (i=0; i<size/2; i++) {
data[i * 2] = buf[i * 8 + 3];
data[i * 2 + 1] = buf[i * 8 + 2];
}
return bytes_r / 4;
}
static ssize_t pcm_expand(unsigned char *buf, unsigned char *data, size_t size) {
int i;
if (size > PCM_MIC_WM) return EOS_ERR;
memset(buf, 0, PCM_SIZE_BUF);
for (i=0; i<size/2; i++) {
buf[i * 8 + 3] = data[i * 2];
buf[i * 8 + 2] = data[i * 2 + 1];
}
return size * 4;
}
int eos_cell_pcm_push(unsigned char *data, size_t size) {
unsigned char *buf = NULL;
ssize_t esize;
int rv;
if (size > PCM_MIC_WM) return EOS_ERR;
xSemaphoreTake(mutex, portMAX_DELAY);
if (!pcm_active) {
xSemaphoreGive(mutex);
return EOS_ERR;
}
if (pcm_hold_tx && (eos_msgq_len(&pcm_evt_q) == PCM_HOLD_CNT_TX)) {
unsigned char _type;
uint16_t _len;
eos_msgq_pop(&pcm_evt_q, &_type, &buf, &_len);
} else {
buf = eos_bufq_pop(&pcm_buf_q);
}
xSemaphoreGive(mutex);
if (buf == NULL) return EOS_ERR_EMPTY;
esize = pcm_expand(buf, data, size);
if (esize < 0) {
xSemaphoreTake(mutex, portMAX_DELAY);
eos_bufq_push(&pcm_buf_q, buf);
xSemaphoreGive(mutex);
return esize;
}
xSemaphoreTake(mutex, portMAX_DELAY);
rv = eos_msgq_push(&pcm_evt_q, PCM_ETYPE_WRITE, buf, esize);
if (rv) eos_bufq_push(&pcm_buf_q, buf);
xSemaphoreGive(mutex);
return rv;
}
void eos_cell_pcm_start(void) {
i2s_event_t evt;
xSemaphoreTake(mutex, portMAX_DELAY);
if (pcm_active) {
xSemaphoreGive(mutex);
return;
}
while (1) {
unsigned char _type;
unsigned char *buf;
uint16_t len;
eos_msgq_pop(&pcm_evt_q, &_type, &buf, &len);
if (buf) {
eos_bufq_push(&pcm_buf_q, buf);
} else {
break;
}
}
pcm_active = 1;
pcm_hold_tx = 1;
xSemaphoreGive(mutex);
evt.type = I2S_EVENT_MAX; /* my type */
xQueueSend(i2s_queue, &evt, portMAX_DELAY);
i2s_zero_dma_buffer(I2S_NUM_0);
i2s_start(I2S_NUM_0);
}
void eos_cell_pcm_stop(void) {
char active;
xSemaphoreTake(mutex, portMAX_DELAY);
active = pcm_active;
pcm_active = 0;
xSemaphoreGive(mutex);
if (active) i2s_stop(I2S_NUM_0);
}
|
