summaryrefslogtreecommitdiff
path: root/hw/library/sifive.lib
blob: 26ebecb184380234f76a9c639eff8bbc1ea6956e (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# FE310-G000
#
DEF FE310-G000 U 0 40 Y Y 1 F N
F0 "U" -50 1350 60 H V C CNN
F1 "FE310-G000" -50 -1950 60 H V C CNN
F2 "" -350 200 60 H I C CNN
F3 "" -350 200 60 H I C CNN
DRAW
S -950 1300 800 -1900 0 1 0 N
X QSPI_DQ_3 1 1000 -1200 200 L 50 50 1 1 B
X 16M_XTAL_XO 10 -1150 -1800 200 R 50 50 1 1 O
X IVDD 11 -1150 -100 200 R 50 50 1 1 W
X OTP_AIVDD 12 -1150 0 200 R 50 50 1 1 W
X JTAG_TCK 13 -1150 500 200 R 50 50 1 1 I
X JTAG_TDO 14 -1150 400 200 R 50 50 1 1 O
X JTAG_TMS 15 -1150 300 200 R 50 50 1 1 I
X JTAG_TDI 16 -1150 200 200 R 50 50 1 1 I
X AON_PMU_OUT_1 17 -1150 900 200 R 50 50 1 1 O
X AON_PMU_DWAKEUP_N 18 -1150 800 200 R 50 50 1 1 I
X AON_IVDD 19 -1150 -600 200 R 50 50 1 1 W
X QSPI_DQ_2 2 1000 -1100 200 L 50 50 1 1 B
X AON_PSD_LFALTCLK 20 -1150 1200 200 R 50 50 1 1 I
X AON_PSD_LFCLKSEL 21 -1150 1100 200 R 50 50 1 1 I
X AON_PMU_OUT_0 22 -1150 1000 200 R 50 50 1 1 O
X AON_VDD 23 -1150 -700 200 R 50 50 1 1 W
X AON_ERST_N 24 -1150 700 200 R 50 50 1 1 I
X GPIO_0/PWM0.0 25 1000 -600 200 L 50 50 1 1 B
X GPIO_1/PWM0.1 26 1000 -500 200 L 50 50 1 1 B
X GPIO_2/SPI1.SS0/PWM0.2 27 1000 -400 200 L 50 50 1 1 B
X GPIO_3/SPI1.MOSI/PWM0.3 28 1000 -300 200 L 50 50 1 1 B
X GPIO_4/SPI1.MISO 29 1000 -200 200 L 50 50 1 1 B
X QSPI_DQ_1 3 1000 -1000 200 L 50 50 1 1 B
X VDD 30 -1150 -900 200 R 50 50 1 1 W
X GPIO_5/SPI1.SCK 31 1000 -100 200 L 50 50 1 1 B
X IVDD 32 -1150 -200 200 R 50 50 1 1 W
X GPIO_9/SPI1.SS2 33 1000 0 200 L 50 50 1 1 B
X GPIO_10/SPI1.SS3/PWM2.0 34 1000 100 200 L 50 50 1 1 B
X GPIO_11/PWM2.1 35 1000 200 200 L 50 50 1 1 B
X GPIO_12/PWM2.2 36 1000 300 200 L 50 50 1 1 B
X GPIO_13/PWM2.3 37 1000 400 200 L 50 50 1 1 B
X GPIO_16/UART0.RX 38 1000 500 200 L 50 50 1 1 B
X GPIO_17/UART0.TX 39 1000 600 200 L 50 50 1 1 B
X QSPI_DQ_0 4 1000 -900 200 L 50 50 1 1 B
X GPIO_18 40 1000 700 200 L 50 50 1 1 B
X GPIO_19/PWM1.1 41 1000 800 200 L 50 50 1 1 B
X GPIO_20/PWM1.0 42 1000 900 200 L 50 50 1 1 B
X GPIO_21/PWM1.2 43 1000 1000 200 L 50 50 1 1 B
X GPIO_22/PWM1.3 44 1000 1100 200 L 50 50 1 1 B
X GPIO_23 45 1000 1200 200 L 50 50 1 1 B
X VDD 46 -1150 -1000 200 R 50 50 1 1 W
X IVDD 47 -1150 -300 200 R 50 50 1 1 W
X QSPI_CLK 48 1000 -800 200 L 50 50 1 1 O
X GND 49 1000 -1800 200 L 50 50 1 1 W
X QSPI_CS 5 1000 -1300 200 L 50 50 1 1 O
X VDD 6 -1150 -800 200 R 50 50 1 1 W
X PLL_AVDD 7 -1150 -1200 200 R 50 50 1 1 I
X PLL_AVSS 8 -1150 -1500 200 R 50 50 1 1 I
X 16M_XTAL_XI 9 -1150 -1700 200 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
# FE310-G002
#
DEF FE310-G002 U 0 40 Y Y 1 F N
F0 "U" -50 1350 60 H V C CNN
F1 "FE310-G002" -50 -1950 60 H V C CNN
F2 "" -350 200 60 H I C CNN
F3 "" -350 200 60 H I C CNN
DRAW
S -950 1300 800 -1900 0 1 0 N
X QSPI_DQ_3 1 1000 -1200 200 L 50 50 1 1 B
X 16M_XTAL_XO 10 -1150 -1800 200 R 50 50 1 1 O
X IVDD 11 -1150 -100 200 R 50 50 1 1 W
X OTP_AIVDD 12 -1150 0 200 R 50 50 1 1 W
X JTAG_TCK 13 -1150 500 200 R 50 50 1 1 I
X JTAG_TDO 14 -1150 400 200 R 50 50 1 1 O
X JTAG_TMS 15 -1150 300 200 R 50 50 1 1 I
X JTAG_TDI 16 -1150 200 200 R 50 50 1 1 I
X AON_PMU_OUT_1 17 -1150 900 200 R 50 50 1 1 O
X AON_PMU_DWAKEUP_N 18 -1150 800 200 R 50 50 1 1 I
X AON_IVDD 19 -1150 -500 200 R 50 50 1 1 W
X QSPI_DQ_2 2 1000 -1100 200 L 50 50 1 1 B
X AON_PSD_LFALTCLK 20 -1150 1200 200 R 50 50 1 1 I
X AON_PSD_LFCLKSEL 21 -1150 1100 200 R 50 50 1 1 I
X AON_PMU_OUT_0 22 -1150 1000 200 R 50 50 1 1 O
X AON_VDD 23 -1150 -400 200 R 50 50 1 1 W
X AON_ERST_N 24 -1150 700 200 R 50 50 1 1 I
X GPIO_0/PWM0.0 25 1000 -600 200 L 50 50 1 1 B
X GPIO_1/PWM0.1 26 1000 -500 200 L 50 50 1 1 B
X GPIO_2/SPI1.SS0/PWM0.2 27 1000 -400 200 L 50 50 1 1 B
X GPIO_3/SPI1.MOSI/PWM0.3 28 1000 -300 200 L 50 50 1 1 B
X GPIO_4/SPI1.MISO 29 1000 -200 200 L 50 50 1 1 B
X QSPI_DQ_1 3 1000 -1000 200 L 50 50 1 1 B
X VDD 30 -1150 -800 200 R 50 50 1 1 W
X GPIO_5/SPI1.SCK 31 1000 -100 200 L 50 50 1 1 B
X IVDD 32 -1150 -200 200 R 50 50 1 1 W
X GPIO_9/SPI1.SS2 33 1000 0 200 L 50 50 1 1 B
X GPIO_10/SPI1.SS3/PWM2.0 34 1000 100 200 L 50 50 1 1 B
X GPIO_11/PWM2.1 35 1000 200 200 L 50 50 1 1 B
X GPIO_12/I2C0.SDA/PWM2.2 36 1000 300 200 L 50 50 1 1 B
X GPIO_13/I2C0.SCL/PWM2.3 37 1000 400 200 L 50 50 1 1 B
X GPIO_16/UART0.RX 38 1000 500 200 L 50 50 1 1 B
X GPIO_17/UART0.TX 39 1000 600 200 L 50 50 1 1 B
X QSPI_DQ_0 4 1000 -900 200 L 50 50 1 1 B
X GPIO_18/UART1.TX 40 1000 700 200 L 50 50 1 1 B
X GPIO_19/PWM1.1 41 1000 800 200 L 50 50 1 1 B
X GPIO_20/PWM1.0 42 1000 900 200 L 50 50 1 1 B
X GPIO_21/PWM1.2 43 1000 1000 200 L 50 50 1 1 B
X GPIO_22/PWM1.3 44 1000 1100 200 L 50 50 1 1 B
X GPIO_23/UART1.RX 45 1000 1200 200 L 50 50 1 1 B
X VDD 46 -1150 -900 200 R 50 50 1 1 W
X IVDD 47 -1150 -300 200 R 50 50 1 1 W
X QSPI_CLK 48 1000 -800 200 L 50 50 1 1 O
X GND 49 1000 -1800 200 L 50 50 1 1 W
X QSPI_CS 5 1000 -1300 200 L 50 50 1 1 O
X VDD 6 -1150 -700 200 R 50 50 1 1 W
X PLL_AVDD 7 -1150 -1300 200 R 50 50 1 1 I
X PLL_AVSS 8 -1150 -1600 200 R 50 50 1 1 I
X 16M_XTAL_XI 9 -1150 -1700 200 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
#End Library