summaryrefslogtreecommitdiff
path: root/code/esp32/components/eos/power.c
blob: 6d55a109ccb7e3f067fa913fe6787f4158991604 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
#include <stdlib.h>

#include <freertos/FreeRTOS.h>
#include <freertos/task.h>
#include <freertos/queue.h>
#include <driver/gpio.h>
#include <esp_sleep.h>
#include <esp_pm.h>
#include <esp_log.h>

#include "eos.h"
#include "net.h"
#include "cell.h"
#include "power.h"

#define POWER_GPIO_BTN        0
#define POWER_GPIO_NET        5
#define POWER_GPIO_UART       35

#define POWER_ETYPE_BTN       1
#define POWER_ETYPE_SLEEP     2
#define POWER_ETYPE_WAKE      3
#define POWER_ETYPE_1V8RDY    4

typedef struct {
    uint8_t type;
    union {
        uint8_t source;
        uint8_t level;
    };
} power_event_t;

static esp_pm_lock_handle_t power_lock_cpu_freq;
static esp_pm_lock_handle_t power_lock_apb_freq;
static esp_pm_lock_handle_t power_lock_no_sleep;

static const char *TAG = "EOS POWER";

static QueueHandle_t power_queue;

static void IRAM_ATTR btn_handler(void *arg) {
    power_event_t evt;

    evt.type = POWER_ETYPE_BTN;
    evt.level = gpio_get_level(POWER_GPIO_BTN);
    xQueueSendFromISR(power_queue, &evt, NULL);
}

static void IRAM_ATTR btn_wake_handler(void *arg) {
    power_event_t evt;

    gpio_intr_disable(POWER_GPIO_BTN);

    evt.type = POWER_ETYPE_WAKE;
    evt.source = EOS_PWR_WAKE_BTN;
    xQueueSendFromISR(power_queue, &evt, NULL);

}

static void IRAM_ATTR net_wake_handler(void *arg) {
    power_event_t evt;

    gpio_intr_disable(POWER_GPIO_NET);

    evt.type = POWER_ETYPE_WAKE;
    evt.source = EOS_PWR_WAKE_NET;
    xQueueSendFromISR(power_queue, &evt, NULL);
}

static void IRAM_ATTR uart_wake_handler(void *arg) {
    power_event_t evt;

    gpio_intr_disable(POWER_GPIO_UART);

    evt.type = POWER_ETYPE_WAKE;
    evt.source = EOS_PWR_WAKE_UART;
    xQueueSendFromISR(power_queue, &evt, NULL);
}

void power_sleep(void) {
    gpio_config_t io_conf;

    eos_modem_sleep();

    io_conf.intr_type = GPIO_INTR_DISABLE;
    io_conf.mode = GPIO_MODE_INPUT;
    io_conf.pin_bit_mask = ((uint64_t)1 << POWER_GPIO_NET);
    io_conf.pull_up_en = 0;
    io_conf.pull_down_en = 0;
    gpio_config(&io_conf);

    gpio_isr_handler_add(POWER_GPIO_BTN, btn_wake_handler, NULL);
    gpio_isr_handler_add(POWER_GPIO_NET, net_wake_handler, NULL);
    gpio_isr_handler_add(POWER_GPIO_UART, uart_wake_handler, NULL);

    gpio_wakeup_enable(POWER_GPIO_BTN, GPIO_INTR_LOW_LEVEL);
    gpio_wakeup_enable(POWER_GPIO_NET, GPIO_INTR_LOW_LEVEL);
    gpio_wakeup_enable(POWER_GPIO_UART, GPIO_INTR_LOW_LEVEL);

    eos_net_sleep_done();

    ESP_LOGD(TAG, "SLEEP");

    esp_pm_lock_release(power_lock_apb_freq);
    esp_pm_lock_release(power_lock_no_sleep);
}

void power_wake_stage1(uint8_t source) {
    gpio_config_t io_conf;

    esp_pm_lock_acquire(power_lock_apb_freq);
    esp_pm_lock_acquire(power_lock_no_sleep);

    gpio_wakeup_disable(POWER_GPIO_BTN);
    gpio_wakeup_disable(POWER_GPIO_NET);
    gpio_wakeup_disable(POWER_GPIO_UART);

    gpio_isr_handler_remove(POWER_GPIO_NET);
    io_conf.intr_type = GPIO_INTR_DISABLE;
    io_conf.mode = GPIO_MODE_DISABLE;
    io_conf.pin_bit_mask = ((uint64_t)1 << POWER_GPIO_NET);
    io_conf.pull_up_en = 0;
    io_conf.pull_down_en = 0;
    gpio_config(&io_conf);

    gpio_intr_disable(POWER_GPIO_BTN);
    if ((source != EOS_PWR_WAKE_BTN) && (source != EOS_PWR_WAKE_NET)) {
        gpio_set_direction(POWER_GPIO_BTN, GPIO_MODE_OUTPUT);
        gpio_set_level(POWER_GPIO_BTN, 0);
        vTaskDelay(200 / portTICK_PERIOD_MS);
        gpio_set_direction(POWER_GPIO_BTN, GPIO_MODE_INPUT);
    }
    eos_net_wake(source);
}

void power_wake_stage2(uint8_t source) {
    eos_modem_wake(source);

    gpio_set_intr_type(POWER_GPIO_BTN, GPIO_INTR_ANYEDGE);
    gpio_isr_handler_add(POWER_GPIO_BTN, btn_handler, NULL);

    ESP_LOGD(TAG, "WAKE");
}

static void power_event_task(void *pvParameters) {
    unsigned char *buf;
    power_event_t evt;
    uint8_t source = 0;
    int sleep = 0;

    while (1) {
        if (xQueueReceive(power_queue, &evt, portMAX_DELAY)) {
            switch (evt.type) {
                case POWER_ETYPE_SLEEP:
                    if (!sleep) {
                        power_sleep();
                        sleep = 1;
                    }
                    break;

                case POWER_ETYPE_WAKE:
                    if (sleep) {
                        source = evt.source;
                        power_wake_stage1(source);
                    }
                    break;

                case POWER_ETYPE_1V8RDY:
                    if (sleep && source) {
                        power_wake_stage2(source);
                        sleep = 0;
                        source = 0;
                    }
                    break;

                case POWER_ETYPE_BTN:
                    buf = eos_net_alloc();
                    buf[0] = EOS_PWR_MTYPE_BUTTON;
                    buf[1] = evt.level;
                    eos_net_send(EOS_NET_MTYPE_POWER, buf, 2, 0);
                    break;

                default:
                    break;
            }
        }
    }
    vTaskDelete(NULL);
}

void eos_power_init(void) {
    esp_err_t ret;
    gpio_config_t io_conf;
    esp_pm_config_esp32_t pwr_conf;

    io_conf.intr_type = GPIO_INTR_ANYEDGE;
    io_conf.mode = GPIO_MODE_INPUT;
    io_conf.pin_bit_mask = ((uint64_t)1 << POWER_GPIO_BTN);
    io_conf.pull_up_en = 1;
    io_conf.pull_down_en = 0;
    gpio_config(&io_conf);
    gpio_isr_handler_add(POWER_GPIO_BTN, btn_handler, NULL);

    ret = esp_sleep_enable_gpio_wakeup();
    assert(ret == ESP_OK);

    ret = esp_pm_lock_create(ESP_PM_CPU_FREQ_MAX, 0, NULL, &power_lock_cpu_freq);
    assert(ret == ESP_OK);
    ret = esp_pm_lock_create(ESP_PM_APB_FREQ_MAX, 0, NULL, &power_lock_apb_freq);
    assert(ret == ESP_OK);
    ret = esp_pm_lock_create(ESP_PM_NO_LIGHT_SLEEP, 0, NULL, &power_lock_no_sleep);
    assert(ret == ESP_OK);

    ret = esp_pm_lock_acquire(power_lock_cpu_freq);
    assert(ret == ESP_OK);
    ret = esp_pm_lock_acquire(power_lock_apb_freq);
    assert(ret == ESP_OK);
    ret = esp_pm_lock_acquire(power_lock_no_sleep);
    assert(ret == ESP_OK);

    pwr_conf.max_freq_mhz = 160;
    pwr_conf.min_freq_mhz = 80;
    pwr_conf.light_sleep_enable = 1;

    ret = esp_pm_configure(&pwr_conf);
    assert(ret == ESP_OK);

    power_queue = xQueueCreate(4, sizeof(power_event_t));
    xTaskCreate(power_event_task, "power_event", EOS_TASK_SSIZE_PWR, NULL, EOS_TASK_PRIORITY_PWR, NULL);
    ESP_LOGI(TAG, "INIT");
}

void eos_power_sleep(void) {
    power_event_t evt;

    evt.type = POWER_ETYPE_SLEEP;
    evt.source = 0;
    xQueueSend(power_queue, &evt, portMAX_DELAY);
}

void eos_power_wake(uint8_t source) {
    power_event_t evt;

    evt.type = POWER_ETYPE_WAKE;
    evt.source = source;

    xQueueSend(power_queue, &evt, portMAX_DELAY);
}

void eos_power_1v8rdy(void) {
    power_event_t evt;

    evt.type = POWER_ETYPE_1V8RDY;
    evt.source = 0;

    xQueueSend(power_queue, &evt, portMAX_DELAY);
}