blob: 1299bb6514670b6b10441aa371d09cc1f5ab52b4 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
|
#define SPI_DIV_NET 16
#define SPI_DIV_EVE 16
#define SPI_DIV_SDC 1024
#define SPI_DIV_CAM 16
#define SPI_CSID_NET 3
#define SPI_CSID_EVE 2
#define SPI_CSID_SDC SPI_CSID_NONE
#define SPI_CSID_CAM SPI_CSID_NONE
#define SPI_CSPIN_NET SPI_CSPIN_NONE
#define SPI_CSPIN_EVE SPI_CSPIN_NONE
#define SPI_CSPIN_SDC 2
#define SPI_CSPIN_CAM 23
#define SPI_IOF_MASK_CS (((uint32_t)1 << IOF_SPI1_SS2) | ((uint32_t)1 << IOF_SPI1_SS3))
#define NET_PIN_RTS 20
#define NET_PIN_CTS 22
#define I2S_PIN_CK 1 /* PWM 0.1 */
#define I2S_PIN_CK_SW 21 /* PWM 1.2 */
#define I2S_PIN_CK_SR 18
#define I2S_PIN_WS_MIC 19 /* PWM 1.1 */
#define I2S_PIN_WS_SPK 11 /* PWM 2.1 */
#define I2S_PIN_SD_IN 13
#define I2S_PIN_SD_OUT 12
#define I2S_IRQ_WS_ID (INT_PWM2_BASE + 0)
#define I2S_IRQ_SD_ID (INT_PWM2_BASE + 3)
#define I2S_CTRL_ADDR_CK PWM0_CTRL_ADDR
#define I2S_CTRL_ADDR_WS_MIC PWM1_CTRL_ADDR
#define I2S_CTRL_ADDR_WS_SPK PWM2_CTRL_ADDR
#define I2S_IDLE_CYCLES 8
|
